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[57l ABsTRAcr 
A conventional phase-locked loop is improved by re- 
placing its phase detector with one comprising a linear 
ramp generator and a sample-and-hold circuit, thus 
eliminating the need for a lowpass loop filter, although 
the output of the sample-and-hold circuit may be fil- 
tered in the case of a very low level modulating signal 
on the incoming FM signal, but then filtering is not a 
dificult problem as in a conventional phase-locked 
loop. The result is FM demodulation by zero-order 
estimation. For FM demodulation by fmt-order estima- 
tion, the arithmetic difference between adjacent sam- 
ples is formed, and using a second sample-and-hold 
circuit an arithmetic difference signal is produced as an 
input to a second ramp generator that is reset after each 
sampling cycle to generate a ramp the slope of which is 
a function of the arithmetic difference signal stored in 
the second sample-and-hold circuit. The ramp thus 
generated by the second ramp generator is arithmeti- 
cally summed with the zeroestimation signal from the 
first sample-and-hold circuit to form a fmt-order esti- 
mation signal. Filtering such a first-order estimation 
signal is less of a problem than filtering a zero-order 
estimation signal. 
4 Claims, 2 Drawing Sheets 
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When a phase-locked loop is used in a communication 
PHASELOCILED LOOP FM DEMODUTOR system, the phase detector and lowpass filter determine 
the lock range, the capture range and the noise perfor- 
ORIGIN OF THE INVENTION mance of the loop. If the incoming signal has a large 
in the per- 5 signal-to-noise ratio, there is less or no concern about 
formance of work under a NASA contract, and is sub- noise performance* When used in the system as an FM 
ject to the provisions of Public Law 96-517 (35 USC demodulator, the loop filter has to be a 
202) in which the Contractor has elected to retain title. between flat frequency response and rejection Of Phase 
detector noise. As spectral frequency of the incoming 
TECHNICAL FIELD 10 carrier approaches the modulation frequency, this com- 
The invention relates to a phase-iocked imp  FM promise becomes difucult to resolve. This invention 
demodulator and more particularly to a sample-and- a d d m ~ ~ ~  that Problem. 
STATEMENT OF THE INVENTION hold, time-frequency measuring circuit that is linearized 
by including it in a phase-locked loop. 
~n accordance with the present invention, a conven- 
BACKGROUND ART tional phase-locked loop comprised of a phase detector, 
A conventional phase-locked loop (PLL) shown in a lowpass filter and a Voltage controlled System is im- 
FIG. 1 contains a phase detector or comparator 1 which proved by replacing the Phase detector lOwpasS 
compares the phase of an incoming signal with that o fa  2o filter with a state estimator, which in a preferred em- 
locally generated signal, a lowpass loop filter 2 which bodiment is comprised of a linear generator and a 
smooths the phase comparator output to produce an mple-and-hold circuit. The ramp generator is t&- 
error signal, and a voltage-controlled oscillator (VCO) &red to S t a r t  ramping in response to the leading edge of 
3 whose frequency is a function of the applied error a cycle in the output signal of the voltage controlled 
signal voltage. Two major applications for phase- 25 system, and the sample-and-hold circuit is triggered by 
locked loops are recovering clean signals from noisy a sample pulse generating means responsive to the lead- 
ones and demodulating FM signals from their carriers. ing edge of a cycle of an incoming signal, or conversely. 
The present invention is concerned primarily with the The sampling pulse then resets the ramp generator via a 
second one. Typical applications of FM demodulation delay means before the next cycle of the reference fre- 
are tone decoding, carrier frequency acquisition and 3o quency signal. The output of the sample-and-hold cir- 
carrier tracking. cuit is applied (possibly without a loop filter) to the 
Nominally, the process of demodulation is the extrac- voltage controlled system so that the locally generated 
tion of the modulation information from the modulated frequency tracks the input signal frequency. The output 
carrier. Whatever demodulation process is used, a cer- of the phase-locked loop thus implemented exhibits a 
tain amount of the carrier is bound to remain. When the 35 flat frequency response with good rejection of phase 
carrier frequency is decreased, the problem of separat- detector noise. The ripple component of the phase de- 
ing this residual carrier from the desired output be- tector output is greatly reduced in comparison with 
comes more difficult unless the bandwidth of the modu- either of the conventional phase detectors. 
lating signal is also decreased. The phase-locked loop comprised of one ramp gener- 
There are two kinds of phase detectors used in phase- 40 ator and one sample-and-hold circuit as just described 
locked loops: one designed to be driven by analog sig- constitutes a zero-order estimator. A fmt-order estima- 
nals (e.g., a fourquadrant multiplier) and the other tor can be achieved by linearly interpolating between 
designed to be driven by digital transitions (e.g., edge adjacent samples. This can be implemented by obtaining 
timing between the incoming signal and a VCO output the difference between adjacent samples of the zero- 
signal). Horowitz and Hill, n e  Art of Electronics, Cam- 45 order estimator and through a second sample-and-hold 
bridge University Press, Second Edition, 1989, pp. circuit storing the difference sample through the next 
644-645. The fmt type, also known as a balanced mixer, incoming signal pulse period. A second ramp generator 
produces an output voltage after filtering that is a func- is driven by the stored difference sample to generate a 
tion of the phase difference. This may be applied to the ramp whose slope depends on the magnitude and sign of 
VCO as a control voltage. The second type of phase 50 that difference. 
detector, sensitive to only the timing of the edge of the The novel features that are considered characteristic 
reference frequency cycle 8s compared to the edge of of this invention are set forth with particularity in the 
the input frequency cycle, is generally more complex. appended claims. The invention will best be understood 
As an illustration of the nature of the filtering prob- from the following description when read in connection 
lem, note that with the typical multiplying-type phase 55 with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS detector, the lowest frequency component of the phase detector output is at twice the carrier frequency, fp 
However, the amplitude of this component is large, 
regardless of the amplitude of the modulating signal, 
because this kind of phase detector switches between 60 
two extreme states. Typically, the signal applied to the 
low-pass loop filter is a squarewave with peak ampli- 
tude equal to the local power supply voltage. Stability 
considerations and simplicity of calculation dictate the 
use of simple lowpass or lag-lead filters inside the loop. 65 
The filter of a wideband loop removes little of the en- 
ergy of the signal at 2f0. For an undistorted output, a 
postdetector filter 4 of considerable quality is required. 
ne invention described herein was 
15 
FIG. 1 is a functional block diagram of a coven-  
tional phase-locked loop. 
FIG. 2 is a functional block diagram of a phase- 
locked loop in accordance with the present invention. 
FIG. 3 illustrates in greater detail a functional block 
diagram of a phase-locked loop FM demodulator imple- 
mented in accordance with the present invention for 
zerosrder estimation of the modulating signal on the 
incoming carrier signal. 
FIG. 4 is a timing diagram of signals in the phase- 
locked loop FM demodulator illustrated in FIG. 3. 
Q 
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FIG. 5 illustrates a phase-locked loop FM demodula- Because the sample-and-hold circuit 11 is inside a 
tor implemented in accordance with the present inven- phase-locked loop, the time difference between a cycle 
tion for fmt-order estimation of the modulating signal. of the incoming signal A and a cycle of the signal F 
from the voltage controlled system 20 is a measure of 
5 the phase difference. The ramp generator 14 and 61111- DETAILED DESCRIPTION OF THE 
INVENTION ple-and-hold circuit 11 together perform the function of 
Referring to FIG. 2, the phase-locked loop FM de- a phase detector in a phase-locked loop. For a decrcas- 
modulator comprised of a ramp sample-and-hold circuit ing frequency of the incoming signal, the output signal 
10 and a voltage controlled system 20 can be zero order C of the sample-and-bold circuit 11 is thus a staircase 
for maximum simplicity, as will be described in a spe- 10 control waveform for the voltage control system 20. It 
cific example with reference to FIG. 3, or first order for is also the FM demodulated output signal of the input 
slightly improved performance, as will be described in a signal A. 
specific example with reference to FIG. 5. A first-order As noted hereinbefore, there are two types of phase 
snmple-and-hold circuit is, in principle, preferred al- detectors known in the prior art. The prescnt invention 
though more complicated to implement. In an experi- 15 represents a third type which in its simplest implementa- 
mental prototype an analog sample switch and an ana- tion shown in FIG. 3 is a zeroorder loop, i.e., a loop 
log (op-amp) integrator was used as a ramp generator that has no derivative compensation. To compare this 
for the ramp sample-and-hold circuit 10, but the system third type of phase detector with the two prior-am 
may be implemented in other ways, for example using types, phase-locked loops with each type of phase de- 
an up/down counter to act as a phase comparator. A 20 tector were prepared as demodulators of a low-fre- 
push-pull system with two ramp sample-and-hold sys- quency FM carrier, aud all loops were fed the same FM 
tems working on alternate cycles is also possible. modulated signal for comparison at 2 mV, 20 mV and 
In operation, the ramp sample-and-hold circuit 10 is 200 mV level of modulation. The results clearly showed 
triggered to start ramping in response to the leading a low noise content of the demodulated signal wing a 
edge of a cycle in the output signal of the voltage con- 25 phase-locked loop of this Type 111 as compared to 
trolled system 20 and triggered to sample the ramp by Types I and 11. 
the leading edge of a cycle of the incoming signal, or The 20 mV level of modulation is regarded as being 
conversely to produce an error signal proportional to in the “middle” of the usable range of input signals. The 
the phase difference thus measured. The error signal is loop output of the Type I detector was predominantly a 
then applied to the voltage control system 20. 30 square wave at the carrier frequency (about 7000 &), 
Referring to FIG. 3, which shows in greater detail a effectively pulse width modulated at 80 Hz. The carrier 
functional block diagram of a phase-locked loop in was over 30 dB higher than the signal that was desired, 
accordance with the invention illustrated in FIG. 2, a which means the filtering that would necesslrily be 
sample-and-hold circuit 11 is caused to sample a linear applied in the prior art Type I phase detector must cope 
ramp signal B by each cycle of an incoming signal A via 35 with a noise over 30 times higher than the desired sig- 
a monostable multivibrator 12. A second monostable nal. The loop error voltage of a Type I1 phase detector 
multivibrator 13 is employed to delay a reset pulse D for showed that it may be an improvement over the Type I, 
a period required to sample the output of a ramp genera- but in fact the improvement is not as great as it seems. 
tor 14. Resetting the ramp generator prepares the sam- The noise component was still almost equal in magni- 
ple-and-hold circuit 11 for the next cycle of the incorn- 40 tude to the signal. 
ing signal A. The voltage controlled system 20 pro- The output of the Type I11 phase-lacked loop illus- 
duces a squarewave signal F shown in FIG. 4. In most trated in its simplest form in FIG. 3 showed that it was 
applications, the voltage controlled system may be im- made up of short segments, but apart from that noise 
plemented as a voltage controlled oscillator, such as a was not visible. A clean replica of the 20 mV modulated 
voltage controlled relaxation oscillator. 45 signal was Seen to have been produced in the loop error 
FM demodulation by zeroorder estimation is as fol- voltage; therefore no filtering was ncussary. This im- 
lows. Assume that a reset pulse D has just reset the pression was confirmed by spectrum analysis which 
ramp generator to zero. The phase-locked loop is static showed the carrier component was now a full 40 dB (a 
until another cycle of the squarewave signal F from the factor of 100) below the signal. It is important to under- 
voltage controlled system 20 begins. This starts the 50 stand that in this spectrum analysis, the loop output 
ramp signal B. A cycle from the incoming signal A signal had not been filtered. The advantage of the Type 
triggers the monostable multivibrator 12 which pro- I11 loop is that very little, if any, filtering is required to 
duces a sample pulse E that causes the circuit 14 to recover a very clean signal from a low frequency car- 
sample and hold the value of the ramp at that instant. rier. 
The signal C that appears on the output of the sample- 55 With a larger modulation signal (200 mV), perfor- 
and-hold circuit 11 is thus a measure of the time differ- mance of the Type I loop showed the loop error voltage 
ence between a cycle of the signal F from the voltage to be about the same as before (a square wave of over 5 
controlled system 20 and a cycle of the incoming signal V peak amplitude). The spectrum of the loop error 
A. The trailing edge of the sample pulse E from the voltage showed that loop performance bad changed 
monostable multivibrator 12 triggers the second mono- 60 with a greater depth of modulation, i.e., a modulation 
stable multivibrator 13 which in turn emits a pulse D signal of greater amplitude. The peak amplitude of the 
that resets the ramp generator 14 as shown in the timing carrier was now only about 10 dB (a factor of 3) above 
diagram of FIG. 4. The second monostable multivibra- the signal, but the total carrier energy was spread over 
tor 13 is set to trigger on the trailing edge of the sample a wider part of the spectrum. In the analysis of a proto- 
pulse E issued by the fmt monostable multivibrator 12 65 type, a component at half the carrier frequency a p  
to delay the reset until the sample-and-hold circuit 11 peared. However, this small noise is believed to have 
has had time to acquire a new sample. The circuit re- been due to the particular way the Type I loop was 
peats with every cycle of the input signal A. implemented. 
L 
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The Type I1 loop output with a 200 mV modulation 
showed large pulses that had saturated in the output. A 
change in level was now more obvious: this was the 
recovered signal expected. The spectrum of the re- 
ceived signal, now about 10 dB above the peak of the 5 
carrier, spread considerably. Its energy content was still 
large compared to the expected (desired) signal. 
The output of the Type 111 loop changed little with a 
large modulation signal of 200 mV. It was sti l l  com- 
prisad of small segments, and the same number of seg- 10 
ments seemed to be present as for modulation with a 20 
mV signal. The spectrum showed that the signal was 
now more than 40 dB above the carrier. As in the Type 
I and Type I1 loops, the carrier had spread because of 
the depth of modulation by the large modulation signal. 15 
With a very small (2 mv) modulation signal, the 
output signal of the Type I loop was almost a square- 
wave with amplitude set by the power supply voltage. 
The output spectrum showed that the desired signal 
was almost 60 dB (a factor of IOOO) below the carrier 20 
level. This presented a considerable problem in the 
output fdter stages that would be required to recover 
the signal. 
Noise spikes are the dominant feature of the Type I1 
loop output for demodulation of a very small (2 mV) 25 
modulation signal. The output spectrum showed that 
the noise spikes were equal to orhrger than the signal. 
A halfcarrier-frequency component was also visible, 
making the necessary filtering problem worse. 
for demodulation of a very small (2 mv) modulation 
signal, both in terms of high frequency noise spikes and 
random level fluctuations, but the output spectrum 
showed that the signal was still almost 40 dB above the 
carrier. Therefore removing noise from this Type I11 35 
output signal by filtering, if desired, would not be a 
problem. 
Fhf Demodulation by First-Order Estimation 
frequency modulated data link contains information 
about the modulation going on at the transmitter. The 
interval between any two adjacent pulses can therefore, 
in principle, be used to estimate the state of the transmit- 
ter. In essence, the phase-locked loop of the present 45 
invention (referred to above as the Type 111) attempts to 
duplicate in the demodulator the events going on in the 
modulator. 
The interval between pulses originating in the trans- 
mitter is used at the receiver as an estimate of the modu- 50 
lating voltage on the control terminal of a voltage con- 
trolled oscillator (VCO) at the transmitter. A voltage 
derived from this estimate is applied to a voltage con- 
trol system (VCS) implemented as a voltage control 
oscillator (VCO) at the receiver, which therefore mim- 55 
ics the transmitter VCO. The accuracy of reproduction 
is controlled by the fact that the loop is closed, any 
deviation represents an error that will generate a cor- 
recting signal in the phase-locked loop. 
the transmitter is to assume that the control voltage 
applied to the VCO at the transmitter did not change 
during the period between output pulses. This is what 
was described above with reference to FIGS. 3 and 4 
for a zero-order estimation. It results in a loop whose 65 
dynamics approximate those of a conventional Type I 
or Type I1 first-order loop; the estimate of the modulat- 
ing signal is known as a zero-order estimate. 
Some noise was visible in the Type I11 output signal 30 
The interval between the pulses of incoming data in a 40 
The simplest way of estimating what is going on in 60 
6 
In the following discussion of a Type I11 phase 
locked loop for a fmt-order estimation, it is nexssary to 
distinguish between the order of the estimator and the 
order of the loop. If the modulating signal at the trans- 
mitter is constant, there is no estimation error at the 
receiver. If the modulating signal is changing at a con- 
stant rate, there is an error at the receiver due to the 
steplike nature of the approximation. This can be seen 
in FIG. 4 by the staircase output signal C of the zero- 
order estimator in FIG. 3. But if information about the 
way the period changes from interval to interval is 
incorporated, a first-order estimator results. Thus, in a 
general state estimation scheme, a first-order estimate 
can be obtained by incorporating information about the 
Werence between adjacent samples of the data 
For example, assume that between one sample and 
the next, the value is found to have increased by 10%. 
The zero-order phasolocked loop of FIG. 3 would 
assume that the last sample is the best estimate until the 
next sample, and a 10% step in the output signal C is 
produced. A fmt-order estimator would instead deter- 
mine that there will be a further 10% increase in the 
estimate during the next interval in order to modify the 
output signal C to have a ramp starting at the last sam- 
ple and calculated to increase the output signal C by 
10% during the period to the next incoming signal cy- 
cle. A fmt-order estimator must therefore be a little 
more complex than the zero-order estimator of FIG. 3, 
as shown in FIG. 5. 
The fmt-order estimator shown in FIG. 5 functions 
as follows. Control signals (short pulses) are derived, as 
before, from cycles of the incoming signal by means of 
simple delay circuits. A zero-order estimator is imple- 
mented as a ramp sample-and-hold circuit 10 as in FIG. 
3 by means of a ramp generator 14 and a sample-and- 
hold circuit 11. To make the ramp sample-and-hold 
circuit 10 a first order estimator, additional hardware 
computes the difference between the adjacent sample 
intervals. An analog difference circuit IS continuously 
monitors the difference between the output (last sam- 
ple) of the ramp sample-and-hold circuit 10 and the 
input (next sample) of the sample-and-hold circuit 11. 
At the instant that the zero-order sample-and-hold cir- 
cuit 11 is triggered to sample, this difference represents 
the change in the signal between the two successive 
intervals. This difference is sampled by a second sam- 
ple-and-hold circuit 16 simultaneously with or just be- 
fore the next sample in the zero-order estimator section 
of the demodulator. This is accomplished by triggering 
the second sample-and-hold circuit 16 with a sample 
pulse produced earlier than the next sample pulse for 
the fmt sample-and-hold circuit 11 in response to the 
same incoming signal pulse, such as by introducing a 
very short delay by an element D in the path of the 
sample pulse to the zero-order estimate sample-and- 
hold circuit 11 so that the Werence between the last 
sample and the next sample may be computed by the 
circuit 15 just as the next sample is taken, or just before 
the next sample is taken by the sample-and-hold circuit 
11. 
A second ramp circuit 17 is used to generate a ramp 
whose slope depends on the sampled output of the arith- 
metic difference circuit 15. That sampled difference is 
held by the sample-and-hold circuit 16 until the next 
sample pulse is produced by the incoming signal A. The 
direction of the ramp depends on the sign of the differ- 
ence, while the slope of the ramp is controlled by the 
magnitude of the difference. A fmt-order estimate is 
. 
7 
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then obtained by arithmetic addition of the zero-order tracks the frequency of a frequency modulated incom- 
estimate signal C and the difference-generated ramp ing signal, said phase-locked loop comprising 
signal in a summing circuit 18. means for producing a signal which increases l i n ~ l y  
As may be expected, the output of the loop with a as a function of time from a reference value, 
fmt-order estimator mimics the modulating signal at the 5 means for sampling said linearly increasing signal to 
transmitter much better than the output of the zero- produce said control signal and for holding said 
order estimator, because instead of the staircase zero- control signal for periods between corresponding 
order estimation signal C there is a ramped segment fixed phase points in each cycle of said locally 
from the beginning of one step to the beginning of the generated cyclical signal and each cycle of said 
next step. Upon performing a spectrum analysis, it was 10 frequency modulated incoming signal, thereby 
noted that some of the expected improvement in noise producing a control signal lFter each sampling of 
was not realized. There are two reasons for this: the said linearly increasing signal proportional to each 
first-order estimator requires more digital switching of of said periods between said fued phase points in 
signals, and these fast, short switching pulses tend to each cycle of said locally generated signal and each 
feed through into some of the analog circuitry; and the 15 cycle of said frequency modulated incoming signal 
Merence signal is a small value obtained by subtracting from cycle to cycle, each control signal level thus 
one large signal from another so that the differencing produced af'tcr each sampling being held until a 
process is inherently noisy. Nevertheless, the carrier new sample produces a new level, and 
rejection properties of the loop are measurably better means for applying said control signal to said con- 
than those obtained with just the zero-order estimator, 20 trolled system to continually cause said l d y  
and any noise remaining may be easily filtered if re- generated cyclic signal produced by said con- 
quired. trolled system to adjust in frequency to said incom- 
There is no doubt that the output of the phase-locked ing signal, 
loop of FIG. 5 is a remarkable reconstruction of the wherein said means for sampling and holding a sam- 
modulation signal used at the transmitter. It should be 25 ple for periods between corresponding fixed phase 
remembered that the waveforms shown here are not points in each cycle of said locally generated signal 
filtered at all. Not only is the additional circuitry of an and each cycle of said incoming signal is comprised 
analog filter not required, but the unavoidable effects of of a sample-and-hold circuit in cascade between 
such a filter on the frequency response and the phase said output terminal of said controlled system and 
response of the loop are avoided. said control terminal of said controlled system, 
Although particular embodiments of the invention said linearly increasing signal generating means 
have been described and illustrated herein, it is recog- being responsive to a selected one of said locally 
nized that modifications and variations may readily generated cyclical signal and said incoming sig- 
occur to those skilled in the art. For example, although nal for setting said reference value upon the 
the voltage control system for an FM demodulator at a 35 occurrence of a fued phase point of said selected 
receiver may be implemented as a voltage controlled signal, and being response to said nonselected 
relaxation oscillator to produce the waveform Fin FIG. one of said locally generated cyclic signal and 
4 for most applications, for other applications where the said incoming signal for resetting said linearly 
incoming signal frequency is very low, an electrome- increasing signal generating means following 
chanical system may be employed to implement a volt- 40 each sampling operation, 
age controlled system that produces the waveform F. In whereby said sample-and-hold means provides a 
addition, it should be noted that the input signal A signal at said control terminal of said controlled 
shown in FIG. 4 are short negative-going pulses which system the magnitude of which is a function of the 
would need to be formed at the receiver of an FM period between corresponding fixed phase points 
modulated signal, such as by zerocrossing detection of 45 of said locally generated signal and said incoming 
the cycles of the FM modulated signal, and at each signal to match the cycles of said locally generated 
negative to positive (or positive to negative) crossover, cyclical signal with the cycles of said incoming 
triggering a monostable multivibrator to produce the signal. 
short pulses of the waveform A. 2. A phase-locked loop FM demodulator for extract- 
Another variation suggested hereinbefore is the con- 50 ing a fmt-order estimation of an analog Signal fre- 
verse of measuring the time difference between a cycle quency modulated on a carrier of the type having a 
of the incoming signal A and a cycle of the signal F controlled system which produces at an output terminal 
from the voltage controlled system 20 as a measure of thereof a locally generated cyclical signal that tracks 
phase difference. This is readily accomplished by reset- the frequency of a frequency modulated incoming s i g  
ting the ramp generator 14 with the output F of the 55 nal, said phase-locked loop FM demodulator compris- 
voltage control system 20 and starting the ramp genera- ing 
tor with the incoming signal A, i.e., by interchanging means for producing a signal which increase linearly 
the connections for the signals A and F in FIGS. 3 and as a function of time from a reference value and a 
5. Consequently, it is intended that the claims be inter- sample-and-hold means in cascade between said 
preted to cover such modifications and variations as 60 output terminal of said controlled system and a 
well as producing the short pulses of the incoming sig- control terminal of said controlled system, 
nal A, one pulse for each cycle of the incoming FM said linearly increasing signal generating means 
'modulated signal. being responsive to a selected one of said locally 
generated cyclical signal and said incoming sig- 
nal for setting said reference value upon the 
occurrence of a fued phast point of a selected 
one of said locally generated cyclical signal and 
said frequency modulated incoming signal, 
30 
w e  claim: 
1. A phase-locked loop of the type having a con- 65 
trolled system which produces at an output terminal 
thereof in response to a control signal at an input termi- 
nal thereof a locally generated cyclical signal that 
5,140,278 
9 10 
means for initiating an operation of said sample- 
and-hold means to sample said linearly increas- 
ing signal at the beginning of each cycle of said 
nonselected one of said locally generated cycli- 
cal signal and said incoming signal, whereby said 5 
sample-and-hold means provides a signal at said 
control terminal of said controlled system the 
magnitude of which is a function of the period 
between corresponding fixed phase points of said 
locally generated signal and said incoming signal 10 
to match the cycles of said locally generated 
siPd, 
ramp signal generator having a reset terminal for 
resetting said ramp signal generator to said refer- 
ence level in response to a reset control pulse, 
a sample-and-hold circuit having an input terminal 
connected to said output terminal of said ramp 
signal generator and a control input terminal con- 
nected to receive a sample control pulse for sam- 
pling the instantaneous level of said ramp signal, 
and holding at said control input terminal of said 
controlled system said sample of said ramp si& 
until the Occurrence of the next sample control 
means responsive to said incoming frequency modu- 
means for generating a signal that is equal to the lated signal for generating said sample control 
arithmetic difference between said linearly increas- 15 pulse at the beginning of each cycle of said incom- 
ing signal at or just before the beginning of said ing frequency modulated signal, and 
fixed phase point of the next cycle of said nonse- means responsive to said sample control pulse for 
lected signal and the last sample taken at said fixed producing a delayed reset pulse at said control 
phase point of the current cycle of said nonselected terminal of said ramp signal generator, whereby 
signal and held by said sample-and-hold means, said ramp signal generator is reset to said reference 
a second sample-and-hold means and means for initi- after said sample pulse has been generated and 
ating an operation of said second sample-and-hold before initiation of the next cycle of said cyclical 
means to sample said arithmetic difference signal at signal generated by said controlled system, and said 
said fued phase point of said next cycle of said sample-and-hold circuit produces at said control 
nonselected signal and hold it for one cycle of said 25 input terminal of said controlled system a control 
input signal, signal the amplitude of which is a zeroorder esti- 
a ramp signal generating means for generating a lii- mation of said analog signal frequency modulated 
ear ramp signal of a slope that is a function of said on said carrier signal. 
arithmetic difference signal, said second ramp sig- 4. A phase-locked loop FM demodulator as defmed in 
nal generating means being connected to said sec- 30 claim 3 further comprising 
ond sample-and-hold means for receiving said means for generating an arithmetic difference signal 
arithmetic difference signal, that is equal to said ramp voltage signal just before 
means for resetting said ramp generating means fol- the beginning of the next cycle of said incoming 
lowing each sampling operation of said second signal and the last sample taken at the beginning of 
sampling means, and the current cycle of said incoming signal and held 
means for generating a control signal to said voltage by said sample-and-hold circuit, 
controlled system that is qua l  to the arithmetic a second sample-and-hold circuit and means for initi- 
sum of said control signal from said first sample- ating an operation of said second sample-and-hold 
and-hold means and said ramp signal from said circuit to sample the instantaneous voltage of said 
ramp generating means. arithmetic difference signal at the beginning of said 
3. A phase-locked loop FM demodulator for extract- next cycle of said incoming signal, 
ing a zero-order estimation of an analog signal fre- ramp generating means connected to said second 
quency modulated on a carrier signal comprising sample-and-hold circuit for receiving a sample of 
a controlled system having a control input terminal said arithmetic difference signal held by said set- 
and an output terminal for producing a cyclical 45 ond sample-and-hold circuit following each sarir- 
signal at said output terminal, said cyclical signal pling operation, and producing at an output termi- 
having a period for each cycle that is a function of nal thereof a ramp signal whose slope is a function 
a control signal at said control input terminal, of said arithmetic difference signal sample, 
a ramp signal generator having an input terminal means for resetting said second ramp generator to 
connected to said output terminal of said con- 50 saidreferencesignalfollowingeachsamplingoper- 
trolled system for producing a ramp signal at an ation, and 
output terminal thereof starting at a reference level means for producing a signal that is the arithmetic 
in response to the beginning of a cycle of said cycli- sum of said control signal to said controlled system 
cal signal at said output terminal of said voltage and said output terminal of said second ramp gener- 
controlled system and a control terminal for reset- 55 ating means. 
cyclical signal with the cycles of said incoming Pulse, 
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ting said ramp signal at said reference level, said + + + + +  
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